FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

FIR Compiler 2 with Verilog and ModelSim

Honored Contributor II

I'd like to use the FIR Compiler 2 in my Verilog project, but it seems like the output it produces is mostly VHDL with a Verilog wrapper. This would be fine, but I'd like to simulate my design in Modelsim-altera which doesn't work with mixed VHDL/Verilog. 


Does anyone know if it's possible to either generate verilog simulation libraries like you could in FIR Compiler 1, or a work around to simulating with the VHDL libraries in an otherwise Verilog project?
0 Kudos
0 Replies