HPC II DDR2 problem

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

HPC II DDR2 problem

871 Views

I found strange issue when working with HPC II in half-rate mode (Cyclone IV + Micron DDR2 chip). Local bus is 64-bit wide (four 16-bit words). Then I do read reading last 16-bit word replaced with previous. Last word appear before next local_read_req. Can anyone help?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.