Hide block implementation in the Simulink+DSP Builder environment

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Hide block implementation in the Simulink+DSP Builder environment

956 Views

Dear Altera users,

In Simulink with DSP Builder, is it possible to hide the implementation of a subsystem with blocks from Matlab and Altera as well as interconnections while also be able to share the subsystem to a partner for integration and synthesis?

It is allowed by our company to share the implementation to partners.

Thank you in advance.

Bests,

Hanwen

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.