FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

Hide block implementation in the Simulink+DSP Builder environment

Honored Contributor II

Dear Altera users, 



In Simulink with DSP Builder, is it possible to hide the implementation of a subsystem with blocks from Matlab and Altera as well as interconnections while also be able to share the subsystem to a partner for integration and synthesis? 


It is allowed by our company to share the implementation to partners. 


Thank you in advance. 




0 Kudos
0 Replies