FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5873 Discussions

How to interpret 8b/10b convert in the JESD204b bus

fxu001
Novice
461 Views

Hello,

 

  1. Observation: From one of 16 bits output signal outxTxSerialData in the JESD204B serial bus, I can figure out that there are 40 bits transitions during one clock (tx_link_clk_clk) cycle, that scenario meant that the input has 32 bit parallel data when JESD204B used 8B/10B encoding technical from your JESD204B datasheet . From your protocol there are up and low 32 bits parallel data transfer to form 64 bits parallel data that matches your AV bus input. As a result, 64 parallel bus coordinate with one bit serial bus in the JESD204B output
  2. Confuse: When I pick up one output serial bus, the 10 toggling patterns are 1111101011 following with 0000010100 during half of tx_link_clk_clk clock cycle, which it preforms RD=-1 and RD=+1 patterns generation. Now I review the 8b/10B encoding table, and none of above pattern matches the Wikipedia .
  3. Requirement: Can you give me the encoding technical table so I can detect whether input parallel data through JESD204B IP is correct or not? It will be benefit during my system bring up
  4.  

Thank you so much for your help in advance!

 

-Fred

0 Kudos
6 Replies
Nathan_R_Intel
Employee
184 Views

Hie Fred,

 

My sincere apologies or the delayed first response. I mixed up this question with another and hence missed responding to this thread.

Please check my response on the 8B10B encoding.

 

An example for K28.5 encoding technical table is shown in the attached diagram.

 

The information is also available in our user guide below (Pg2):

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ds/dsed8b10b.pdf

 

However, to read the parallel data, please disable scrambling; otherwise you will be reading incorrect values. I am suspecting scrambling is enabled; hence you cannot read the correct data.

 

 

Regards,

Nathan

 

fxu001
Novice
184 Views
Hi Nathan, Great info! I see. I will disable the scrambling during debug. Thank you so much:) Thanks, -Fred
fxu001
Novice
184 Views
Hi Nathan, which module do disable scrambling in TX and RX? Thanks, -Fred
Nathan_R_Intel
Employee
184 Views

Sure,

 

Is your issue resolved?

 

Regards,

Nathan

fxu001
Novice
184 Views
Hi Nathan, I am working with another project. I might get back to you after two weeks. Thank you so much😊 -Fred
Nathan_R_Intel
Employee
184 Views

Sure. Do let me know if you have further questions.

 

Regards,

Nathan

Reply