FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

Is clock neede in DSP builder design?

Altera_Forum
Honored Contributor II
899 Views

Is it necessary to add a clock in DSP builder design?

0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
62 Views

I'm not 100% certain on on the clock is essential, but if you don't add a clock to a DSP builder design then when you compile it you will have no clock definition (as required in the .sdc file) and it will not try to acheive a required Fmax. Also, I think it will need the clock in order to simulate the design in Simulink.

Altera_Forum
Honored Contributor II
62 Views

Thanx but i am talking about desinging with DSP biulder not with Simulink....

Altera_Forum
Honored Contributor II
62 Views

DSP Builder is an add-on for Simulink in MATLAB...

Altera_Forum
Honored Contributor II
62 Views

You need to use a clock block to derive the clock rate, else it will just assume it is running at 50 Mhz. You wont find any clock pin in the design, but after you have compile it, from the top level VHDL file, you will notice there is a clock input pin that required to connect to a clock source from hardware.

Altera_Forum
Honored Contributor II
62 Views

Using the DSP Builder Standard blockset you should add the Clock Block. Using DSP Builder Advanced blockset, clock settings are on the Signals block.

Altera_Forum
Honored Contributor II
62 Views

Yes, those blocks are needed to configure the clock setting in DSP builder design.

Reply