FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Is it possible to skip the generation of cosimulation support in the Intel HLS Compiler?

mnazemi
Beginner
360 Views

I was wondering if it is possible to only generate Verilog files.

0 Kudos
2 Replies
mnazemi
Beginner
105 Views

--simulator none

KhaiChein_Y_Intel
105 Views

Hi,

 

Yes. you may use ‑‑simulator none.

You may refer to https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html Table1, 2 and 3 for other command options.

 

Thanks.

Reply