Is it possible to skip the generation of cosimulation support in the Intel HLS Compiler? - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Is it possible to skip the generation of cosimulation support in the Intel HLS Compiler?

556 Views

I was wondering if it is possible to only generate Verilog files.

Link Copied

2 Replies

301 Views

--simulator none

Copy link

301 Views

Hi,

Yes. you may use ‑‑simulator none.

You may refer to https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html Table1, 2 and 3 for other command options.

Thanks.

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.