I was wondering if it is possible to only generate Verilog files.
Yes. you may use ‑‑simulator none.
You may refer to https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html Table1, 2 and 3 for other command options.
For more complete information about compiler optimizations, see our Optimization Notice.