Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Novice
51 Views

Issue in Avalon MM clock crossing bridge

Hi,

 

I am using Avalon MM clock crossing bridge interconnect to connect between 125Mhz clock master and 100 MHz slave. Slave has asserted waitrequest to 1'b1. However, the IP on the master side outputs waitrequest as 1'b0 only. This causes transactions accepted at Master side but not actually sent to Slave.  I have attached snapshot from the simulation. 

Any suggestion why IP behaves like this would be helpful.

 

Thanks,

Asan.

 

0 Kudos
2 Replies
Highlighted
Moderator
42 Views

(Host = master, agent = slave; assuming m0 here is the host and s0 is an agent)

Can you post a picture of your system design?  It's not clear what the connections are here.  Indeed, waitrequest (which is a host input, not an output) is being held high by the interconnect, which prevents the host from issuing any further commands.  If the agent is not issuing waitrequest, as seen in your sim, that means the interconnect is issuing the waitrequest, perhaps due to arbitration or some other factor.  Seeing the system design would help understand what's going on.

0 Kudos
Highlighted
Novice
26 Views

Thank you for the response.

The interconnect is consuming the request from master. It has FIFO depth = 2 for command fifo. when more than 2 requests are raised, the waitrequest is asserted to the master.  It is found by running more transaction in the simulation.

 

Understood the issue, thank you for the support.

 

Thanks,

Asan.

0 Kudos