FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5952 Discussions

Looking for the AES3/EBU Reference Design HDL files for AN-369. Anyone know where I can find them?

JGrig
Beginner
1,522 Views
 
0 Kudos
4 Replies
Vicky1
Employee
162 Views

Hi,

Please provide a bit more details,

  1. Quartus tool version going to use.
  2. Development kit

 

Best Regards

Vikas Jathar 

(This message was posted on behalf of Intel Corporation)

JGrig
Beginner
162 Views

Hi Vicky,

 

Sorry for the late reply. I forgot I asked this question and got lost in the Intel/Altera support forum transition. I'll be using Quartus Prime 18.1 Lite and a DE0-Nano dev kit.

 

Thanks!

CalvinJoaz_P_Intel
162 Views

Hi JGrig,

 

Apologize for late response.

Please refer to the attachment for the AES3/EBU reference design. 

Please note that this design was built by using an older version of software (EOL), and this design is no longer maintain or support by Intel FPGA(Altera). 

Thank you.

JGrig
Beginner
162 Views
Reply