Multiple packets in 256-bit PCIE endpoint

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Multiple packets in 256-bit PCIE endpoint

889 Views

Hi,

I want to use stratix V 256-bit pcie end point in my design. Is it possible that the endpoint outputs 2 mem read/write TLPs in the same cycle???

In other words, In 256-bit end point we have a two bit st_avalon_sop and st_avalon_eop signal. Is it possible that the endpoint asserts both sop bits or both eop bits in the same cycle?

Since a read tlp only occupy 3 DWs so should I need to implement the support to handle two memory read/write TLPs in the same cycle

Thanks in advance

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.