FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Multiple packets in 256-bit PCIE endpoint

Altera_Forum
Honored Contributor II
799 Views

Hi, 

 

I want to use stratix V 256-bit pcie end point in my design. Is it possible that the endpoint outputs 2 mem read/write TLPs in the same cycle??? 

 

In other words, In 256-bit end point we have a two bit st_avalon_sop and st_avalon_eop signal. Is it possible that the endpoint asserts both sop bits or both eop bits in the same cycle? 

 

Since a read tlp only occupy 3 DWs so should I need to implement the support to handle two memory read/write TLPs in the same cycle 

 

Thanks in advance
0 Kudos
0 Replies
Reply