Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
789 Views

PCIe endpoint register write not happening - Cyclone V

Hi, 

 

I use hardcore PCIe IP in Cyclone V device as endpoint. 

 

after link up, I try to write to endpoint memory through root complex controller in processor. 

 

But there is no signal coming out of avalon st rx interface. 

 

the processor returns "completion time out error". After the error occurs, lspci is not working. But in FPGA, link LTSSM is in L0. rx_st_ready, tx_st_ready are asserted. 

 

Please suggest possible root cause of the error to debug further. 

 

Thanks, 

Aj.
Tags (1)
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
15 Views

 

--- Quote Start ---  

Hi, 

 

I use hardcore PCIe IP in Cyclone V device as endpoint. 

 

after link up, I try to write to endpoint memory through root complex controller in processor. 

 

But there is no signal coming out of avalon st rx interface. 

 

the processor returns "completion time out error". After the error occurs, lspci is not working. But in FPGA, link LTSSM is in L0. rx_st_ready, tx_st_ready are asserted. 

 

Please suggest possible root cause of the error to debug further. 

 

Thanks, 

Aj. 

--- Quote End ---  

 

 

Hello Aj, 

 

I worked on the same thing. I was able to write to my endpoint. Please list all your steps and settings in detail, maybe minor issue in configuration?