FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6378 Discussions

PCIe implementation in Cyclone IV

Altera_Forum
Honored Contributor II
934 Views

Hi friends, 

 

I try to implement the Hard IP of PCIe in the Cyclone IV Dev Kit and i have a problem with the application layer, i don't know if i need to implement a nios to master the avalon interface or just a DMA ? 

 

and if i want to made request from the FPGA to the PC how can I do it ?? 

 

do you have any idea about these questions ?? 

thnx :)
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
224 Views
0 Kudos
Altera_Forum
Honored Contributor II
224 Views

thnx Peli, 

 

i have already refer to this document but the manuals don't contain enough information :( :(  

i don't know if the PCIe can be a master or it need a master ?? 

the same for the avalon bus ?? 

 

thnx friends
0 Kudos
Reply