FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5954 Discussions

PLL_50_100 usage: Simulation refers to wrong path of altera_mf.v and simulation hangs.

SDesa16
Beginner
504 Views

Our design is targeted on Altera max 10. It uses PLL_50_100. I am using Questasim for simulation. I have setup the Altera library files. I can see them in GUI too. Though it goes through the compilation,loading, simulation hangs with the last line being:

# Time: 90 Instance: tb_ov1_top.inst_PLL_50_100.altpll_component.cycloneiii_pll.pll3

 

And when i break the simulation, i get below error.

# Break in Module MF_cycloneiii_pll at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v line 16981

# Error opening C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v

# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist.

 

My TCL script uses required args:

vsim -t 1ns -L altera_mf_ver -L fiftyfivenm_ver -L work -voptargs="+acc" ..................

Please give some insight into this issue?

 

0 Kudos
2 Replies
SDesa16
Beginner
151 Views

Any lead to this question?

What could be the reason for below error (after hit the break)?

 

# Path name 'C:/build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v' doesn't exist

RichardTanSY_Intel
151 Views
Apologize for the delay in response. Can you send me the design file? So I can try run it using Questasim and come back to you.
Reply