FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

Problem with using line-in and line-out

Altera_Forum
Honored Contributor I
825 Views

My board is Stratix II EP2S60. I want to using the line-in and line-out for inputting and outputting the music. However, I can't find which block in the simulink is referred to them. Besides, is this possible to separate the input music to right and left channel in the simulink model planing?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
98 Views

Who needs simulink to separate two channels? I'd be surprised if there was a "model" at all to interface a ADC and when using a codec, you will have to get familiar with it's interface and most proably take a core. A simulink block is nothing more than that, apart from a graphical wrapper. In stereo data stremas with PCM / S/PDIF you will find LR occuring in an alternating way

Reply