FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
6673 Discussions

Problems with the csc and chroma resample

Altera_Forum
Honored Contributor II
‎10-31-2013 12:13 PM
1,101 Views

Hi, 

I have a project structure is as follows: 

cvi(rgb 24bit)->csc(ycbcr 444)->chroma resample(ycbcr 422)->cvo. 

input and output resolution 1920*1080p60 ,now cvo underflowed. 

I change cvo fifo to 1920*5 ,cvo remain underflowed.How can I do? 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-22-2015 01:13 AM
385 Views

hi do you solve the problem ,I also meet the same one!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.