FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

QSYS FFT 16.0 issue

Altera_Forum
Honored Contributor II
‎10-18-2016 08:58 AM
1,325 Views

Hi, 

 

I’m trying to generate FFT 16.0 Core with QSYS. With the setting shown in the attached file the generated code can be synthesized. If I change Data Input Width and Twiddle Width to 32 Bit the .hex files will be generated wrong. 

 

fft_core_fft_ii_0_1n64sin.hex 

:03000000000000fd 

:030001000c8bd35c36 

:0300020018f8b83cf7 

 

As you can see fft_core_fft_ii_0_1n64sin.hex the length of the first doesn't match to the length of other lines. 

 

Output from Quartus: Error (113029): Data size does not match the number of bytes at line 2 in Hexadecimal (Intel-Format) File "fft_core_fft_ii_0_1n64sin.hex" 

 

How to fix this problem? 

 

Best regards  

Samuel
Preview file
19 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-21-2016 01:37 PM
610 Views

The problem is still open. I attached the qsys files, the bug should easily be reproduced. 

 

Thank you for your help
fft_16_qsys.zip
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.