Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
746 Views

Qsys Pci Express HIP Avalon MM interface

I'm using Quartus 11.0sp1 to generate the Hard IP pci express core. The avalon MM interface does not have a separate read byte enable, burstcount and address. In my Quartus 9.0 SOPC builder the DMA bridge contained separate read and write interfaces. Can I still do simultaneous read and write bursts as with the soft IP in Q9.0 ?

0 Kudos
0 Replies
Reply