FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5982 Discussions

Qsys Pci Express HIP Avalon MM interface

Honored Contributor II

I'm using Quartus 11.0sp1 to generate the Hard IP pci express core. The avalon MM interface does not have a separate read byte enable, burstcount and address. In my Quartus 9.0 SOPC builder the DMA bridge contained separate read and write interfaces. Can I still do simultaneous read and write bursts as with the soft IP in Q9.0 ?

0 Kudos
0 Replies