- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi there! I've been fiddling around with the Quad Video Mosaic (http://www.bitec.ltd.uk/hsmc_qvideo_mosaic_ref_design_vdk.pdf) example and comparing the latency of the video to the VIP Example Design. And I have some questions to the experts ;)
1. When using the Clocked Video Input and generating the code from SOPC the VHDL-file is empty, so I wonder if the "interface-code" is done in C? 2. In the user-guide of the Quad Video it clearly says the video-input is downscaled to QVGA size in the "Bitec Qvideo in IP core" / video_*.v, but can someone please tell me where in the code this is done? Because I want to keep the input resolution. Thank you all in advance!Link Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi;
have you used the DVI Bitec card, I want to execute the pass through. Do you have any idea ? thanks- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
I am not sure but you can find some code from Altera for the DVI and also Quad Video settings in the location you installed the Altera tool.I give you the path of the files.Here there is code of CVI and CVO components. C:\altera\10.0sp1\ip\altera\clocked_video_input\src_hdl Check it .May help
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page