FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6312 Discussions

Quartus DPRAM interface with Nios

Altera_Forum
Honored Contributor II
941 Views

I have defined a system with the following: 

- qsys system with Nios 

- tcl script to export avalon signals to the top module 

- two quartus DPRAM components - dpram0, dpram1 (external to Nios) 

- port a of dprams connected to avalon export (direct Nios write/read) 

- port b of dprams (read only) connected to other logic blocks 

 

My problem is that after Nios writes to port a of dpram0, port b of dpram0 is not updated with the written data until Nios writes to port a of dpram1 and vice-versa. 

Nios reads of port a indicate the correct data that was written. 

What am I missing?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
211 Views

Problem solved. 

Nios writes to DPRAM were cached.
0 Kudos
Reply