FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

Qsys problem

TSE Simple Socket with epcs

Finite State Machines and DSP

Problem with Scaler II in polyphase 422 mode

Delay for video IPs

TSE - Extending PHY support

I2C width problem...!

Using Txd, Rxd, CTS# and RTS# with FT232RL

multiplexing input sources for TSE MAC transmit interface

VIP Switch module

VIP mixer debugging

Problem Using FIR Compiler

Issue of PS/2 IP core

Floating point numbers and latency

PCIE changes between Quartus 10.0 and 10.1

Featured Content

dynamic configuration issue of fpll from arria 10

AGILEX 5E : GTS AXI IP PCI Express : What is the mapping of the PCIe Header on _tuser_hdr[255:0]

ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)