FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Quartus DPRAM interface with Nios

Altera_Forum
Honored Contributor II
840 Views

I have defined a system with the following: 

- qsys system with Nios 

- tcl script to export avalon signals to the top module 

- two quartus DPRAM components - dpram0, dpram1 (external to Nios) 

- port a of dprams connected to avalon export (direct Nios write/read) 

- port b of dprams (read only) connected to other logic blocks 

 

My problem is that after Nios writes to port a of dpram0, port b of dpram0 is not updated with the written data until Nios writes to port a of dpram1 and vice-versa. 

Nios reads of port a indicate the correct data that was written. 

What am I missing?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
110 Views

Problem solved. 

Nios writes to DPRAM were cached.
Reply