FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6371 Discussions

Stratix V Transceiver Architecture

Altera_Forum
Honored Contributor II
‎12-13-2012 07:22 PM
1,168 Views

Has anyone successfully implemented 4 independent 10G Low Latency PHY transceivers with 4 separate refclks? I know it can be done with two independent PHYs by assigning one on the left and the other other on the right. However, I need 4 PHYs. I have tried compiling with them as 4 separate single-lane PHYs and as 2 dual-lane transceivers with 2 TX PLLs and 2 Refclks. Both fail in the compile process with a "not properly connected" message. I am worried that this may not be architecturally possible. 

 

btw, this is using Quartus 12.1 with SP0 installed. 

 

Thanks in advance
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-27-2013 12:59 PM
216 Views

Hi m13engr, 

 

In my case I need to implement 7 independent 10G Low Latency PHY transceivers. I got 3 independent channels and I couldn't connect any more, I also tried the two options that you mentioned. Did you find a solution? 

 

Cheers, 

Raquel
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.