FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

TSE 1000MHz clock phase

Altera_Forum
Honored Contributor II
‎05-24-2011 08:45 PM
1,495 Views

Hi, 

 

I use ethernet port on terasic DE3 and DE2-115, GMII and RGMII respectively. The clocks are both 125MHz, could anyone tell me any requirement for the timing shift? It seems in RGMII mode I have to shift the clock signal by 90 degree.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-25-2011 03:39 AM
542 Views

not entirely true. if it is a marvel phy, there is a mdio register that causes the phy to perform the needed clock shifts. by default, rgmii requires tx data to be center aligned, and rx data will be edge aligned, necessitating a 90deg shift for the RX data. 

 

if you are using a more recent quartus, there is an example sw project for rgmii that sets this bit appropriately. 

 

--dalon
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-25-2011 01:40 PM
542 Views

Thank you dalon now I understand this. So gmii does not have such a thing, right?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.