PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Annonces
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Opération réussie ! Abonnement ajouté.
Opération réussie ! Abonnement supprimé.
Désolé, vous devez procéder à une vérification pour effectuer cette action. Veuillez cliquer sur le lien de vérification dans votre e-mail. Vous pouvez le renvoyer à partir de votre
profil.
I plan to use Cyclone 10gx GPIO IP in my project for ADC data receiving. I want to know if this IP can support 200MHz clk rate with DDIO mode for LVDS data. Looking forward your reply. Thanks.
Intel psg is not supporting the maximum date rate of maximum clock frequency in which LVDS can operate , i am kindly requesting to do the simulation to know the data results
