PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I plan to use Cyclone 10gx GPIO IP in my project for ADC data receiving. I want to know if this IP can support 200MHz clk rate with DDIO mode for LVDS data. Looking forward your reply. Thanks.
Intel psg is not supporting the maximum date rate of maximum clock frequency in which LVDS can operate , i am kindly requesting to do the simulation to know the data results
