FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6018 Discussions

The data receiving using GPIO

ZC0001
Beginner
246 Views

Hi,all.

I plan to use Cyclone 10gx GPIO IP in my project for ADC data receiving. I want to know if this IP can support 200MHz clk rate with DDIO mode for LVDS data. Looking forward your reply. Thanks.

0 Kudos
1 Reply
Rahul_S_Intel1
Employee
133 Views

Hi ,

Intel psg is not supporting the maximum date rate of maximum clock frequency in which LVDS can operate , i am kindly requesting to do the simulation to know the data results

Reply