UniPHY DDR3 memoory controller

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

UniPHY DDR3 memoory controller

897 Views

Hello,

I am trying to control the user auto and self refresh of the DRAM. I was able to switch off the automatic refresh and trying to give manula refresh commands using local_auto_refresh_req and local_self_refresh_req. However, it does not seem to work. I am suing Stratix IV board with 1GB DDR3 533 MHz memory and Quartus 11.0. Is there anything which I am missing here?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.