FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

UniPHY DDR3 memoory controller

Honored Contributor II



I am trying to control the user auto and self refresh of the DRAM. I was able to switch off the automatic refresh and trying to give manula refresh commands using local_auto_refresh_req and local_self_refresh_req. However, it does not seem to work. I am suing Stratix IV board with 1GB DDR3 533 MHz memory and Quartus 11.0. Is there anything which I am missing here? 


0 Kudos
0 Replies