FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6401 Discussions

UniPHY DDR3 memoory controller

Altera_Forum
Honored Contributor II
920 Views

Hello, 

 

I am trying to control the user auto and self refresh of the DRAM. I was able to switch off the automatic refresh and trying to give manula refresh commands using local_auto_refresh_req and local_self_refresh_req. However, it does not seem to work. I am suing Stratix IV board with 1GB DDR3 533 MHz memory and Quartus 11.0. Is there anything which I am missing here? 

 

AR
0 Kudos
0 Replies
Reply