Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Altera_Forum
Honored Contributor I
720 Views

What detail is for a hardware-based divider in APLEX?

Hi, 

 

I read a DSP paper. It mentioned: 

 

The hardware-based divider supplied by Altera, configured as 16 bit by 26 bit, consumes 1123 LEs when it is synthesized for the same APEX device? 

 

I would like to implement it in new FPGA, such as Cyclone. How can I do it? Is there a magacore for that? 

 

Thanks,
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
23 Views

try ALTFP_DIV maybe (megawizard)

Reply