FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

Why PCIe signals tx_st and rx_st are different for CIV and CV in QSys?

Altera_Forum
Honored Contributor II
884 Views

Why does "Cyclone V Hard IP for PCI Express" have tx_st and rx_st as Avalon-ST sink and Avalon-ST source in QSys, but "IP Compiler for PCI Express" for Cyclone IV have it only as Conduits?

0 Kudos
0 Replies
Reply