FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Why this signal of ALTPLL is a base clk?

XQSHEN
Novice
‎06-16-2020 01:44 PM
493 Views

Why this signal of ALTPLL is a base clk?

IP: ALPLL

Quartua Prime 18.0 timing analyzer.

1.JPG

0 Kudos

Link Copied

2 Replies
KennyTan_Altera
Moderator
‎06-17-2020 02:46 AM
468 Views

This happened usually you did not use the derive_PLL_clocks in your sdc files. Can you check your *.sdc?

0 Kudos
Copy link
XQSHEN
Novice
‎06-17-2020 12:26 PM
468 Views

You are right. Thanks!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.