FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6350 Discussions

Why this signal of ALTPLL is a base clk?

XQSHEN
Novice
258 Views

Why this signal of ALTPLL is a base clk?

IP: ALPLL

Quartua Prime 18.0 timing analyzer.

1.JPG

0 Kudos
2 Replies
Kenny_Tan
Moderator
233 Views

This happened usually you did not use the derive_PLL_clocks in your sdc files. Can you check your *.sdc?

0 Kudos
XQSHEN
Novice
233 Views

You are right. Thanks!

0 Kudos
Reply