Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
Why this signal of ALTPLL is a base clk?
Quartua Prime 18.0 timing analyzer.
This happened usually you did not use the derive_PLL_clocks in your sdc files. Can you check your *.sdc?
You are right. Thanks!
For more complete information about compiler optimizations, see our Optimization Notice.