Why this signal of ALTPLL is a base clk?
Quartua Prime 18.0 timing analyzer.
This happened usually you did not use the derive_PLL_clocks in your sdc files. Can you check your *.sdc?
You are right. Thanks!
For more complete information about compiler optimizations, see our Optimization Notice.