FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

Why this signal of ALTPLL is a base clk?

XQSHEN
Novice
115 Views

Why this signal of ALTPLL is a base clk?

IP: ALPLL

Quartua Prime 18.0 timing analyzer.

1.JPG

0 Kudos
2 Replies
Kenny_Tan
Moderator
90 Views

This happened usually you did not use the derive_PLL_clocks in your sdc files. Can you check your *.sdc?

XQSHEN
Novice
90 Views

You are right. Thanks!

Reply