FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5953 Discussions

about Chroma Resampler IP

Altera_Forum
Honored Contributor II
830 Views

hello 

 

I use the Video and Image Processing IP core like this CVI(4:4:4)-> Chroma Resampler IP(4:4:4-4:2:2) -> CVO .When I use the Embedded Sync signals with CVI IP ,all work well.But when I use the separate wires Sync signals with CVI IP, the underflow of the CVO IP is high . 

 

what's the problem ? Can anyone help me?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
85 Views

maybe you get also an overflow at the cvi? 

 

Try to use a Framebuffer-IP. It seems that the output needs data, while the cvi is not sending data...
Reply