FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

afi_half_clock of DDR3 SDRAM Controller with UniPHY

Altera_Forum
Honored Contributor II
‎02-07-2013 09:53 AM
895 Views

Hi, 

 

While configuring DDR3 controller GUI, I forgot to check "enable half rate clock option". Still I was able to connect other component's clock with afi_half_clk in Qsys. Qsys did not generate any error for this. The design also went through synthesis and PAR with out any error.  

 

When I tried to download my elf on to the FPGA, I got an error saying could not download elf and not much information about the source of the error. And debugging this took some time.  

 

Had Qsys reported an error, it would have been easy to fix it. Is there any reason why Qsys ignored this error? 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-19-2013 06:06 PM
164 Views

Thanks for reporting this issue! It is probably also the cause of the confusion reported in this thread! 

 

http://www.alteraforum.com/forum/showthread.php?t=39609
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.