FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6379 Discussions

altera_avalon_new_sdram_controller

dicas3d
New Contributor I
1,101 Views
I have a project with Dev board max1000 and altera_avalon_new_sdram_controller and in the last version of quartus prime lite give an error that I can't found this module in Qsys. Today I'm writing to you via mobile so I can't make to you a screenshot to show what connections we need to do but since this is a github project, I can show you the link that is https://github.com/dimag0g/nios_duino/blob/476950fa22f31b23a70c71ec2137ad0d9a84ab21/contrib/max1000/NIOSDuino.qar
. If anyone can say me how to easily replace this IP I will thanks.
0 Kudos
1 Solution
dicas3d
New Contributor I
991 Views

I picked an Verilog Model from manufacturer. This is the only thing that is provided as IP Core from him. This is a file .vp and .v for 

NC-Verilog 

 And I don't know how use as an Qsys component. The main file is the .vp.

View solution in original post

0 Kudos
7 Replies
AdzimZM_Intel
Employee
1,077 Views

Hello!


For your information, the SDRAM Controller IP is already End Of Life.

If you want to use the IP, you might consider to use older Quartus version such 18.1 and earlier.


Besides, this design was created in Quartus Prime version 17.0.

For better functionality, you need to run it in Quartus version 17.0 as well.


Regards,

Adzim



0 Kudos
dicas3d
New Contributor I
1,067 Views

Info (125068): Revision "NIOSDuino" was previously opened in Quartus Prime software version 18.1.0 Lite Edition. Created Quartus Prime Default Settings File C:/Users/Utilizador/Downloads/nios_duino-master/nios_duino-master/contrib/max1000/NIOSDuino_restored/NIOSDuino_assignment_defaults.qdf, which contains the default assignment setting information from Quartus Prime software version 18.1.0 Lite Edition.

 

And in the link here is the screenshot of qsys

dicas3d_0-1686750088428.png

 

0 Kudos
dicas3d
New Contributor I
1,061 Views

I replaced altera_avalon_new_sdram_controller by altera_avalon_onchip_memory2 which has the same pinout. Is this IP Core replacement good (by good, I mean it gives exactly the same result)?

0 Kudos
sstrell
Honored Contributor III
1,060 Views

It depends on if the design would work the same whether you are using external memory or onchip memory, since you are making that kind of switch.

0 Kudos
dicas3d
New Contributor I
1,036 Views
Design uses external ram.
0 Kudos
sstrell
Honored Contributor III
1,034 Views

Well, if you switch the component, you won't be accessing external memory anymore.

0 Kudos
dicas3d
New Contributor I
992 Views

I picked an Verilog Model from manufacturer. This is the only thing that is provided as IP Core from him. This is a file .vp and .v for 

NC-Verilog 

 And I don't know how use as an Qsys component. The main file is the .vp.

0 Kudos
Reply