FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

altlvds_rx data ordering

Honored Contributor II

I am using an altlvds_rx mega-function with Arria V. 

How does the reciever's output data is ordered with respect to the serial input data, MSB/LSB first? 

meaning, if i use a SERDES factor of 2, and the serial input data is '1' followed by '0', is the output "01" or "10"? 


0 Kudos
0 Replies