FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6343 Discussions

help:DDR2 can't init done

Altera_Forum
Honored Contributor II
2,657 Views

Hello , 

I want to use the MT47H32M16HR-25(D9KHQ DDR2),but I can't find the it in the " Mega Wizard -- > DDR2 SDRAM Control and ALTMPHY ", 

I use the "MT47H32M16CC - 3" ,and repair the parameter ,but the signal(local_init_done) is low.how can i do ?  

where can i find the example of DDR2(MT47H32M16HR-25)?
0 Kudos
13 Replies
Altera_Forum
Honored Contributor II
371 Views

Disable Calibration in Megawizard window

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

thank you ! 

but I can't understand,
0 Kudos
Altera_Forum
Honored Contributor II
371 Views

Can you simulate your design? Archive your project and send to bekrenyov@mail.ru

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

thank you : 

I use modelsim to simulate DDR2 - core,it is sucessful . 

I think it is error by configuration IC parameter or PCB hardware
0 Kudos
Altera_Forum
Honored Contributor II
371 Views

May be two reasons of init failure: calibration failure or invalid parameters loaded into DDR registers. If you disable calibration you can determine which problem you have.

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

thank you! 

I do ,but I can't understand what 's wrong : 

I have a demo hardware of "EP3C120", the project can run sucessfully.it include DDR2 ,PLL and something else. 

but I use the new hardware "EP3C40F484" ,it is failed . 

so it is difficulty to find what happen
0 Kudos
Altera_Forum
Honored Contributor II
371 Views

only change the FPGA and PCB

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

hi: 

I find the DDR2 core"cs_n,ras_n,cas_n" is always low .but the sucessful porject is pulse .
0 Kudos
Altera_Forum
Honored Contributor II
371 Views

Check clocks

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

when I use signaltop capture the clock it is low,but use oscilloscope it is right"192Mhz"

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

Which frequency do you use for SignalTap? You can't see clock which have greater frequency than SignalTap clk

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

I use 250 Mhz,can't capture cas_n,ras_n,and cs_n,clk.

0 Kudos
Altera_Forum
Honored Contributor II
371 Views

 

--- Quote Start ---  

Disable Calibration in Megawizard window 

--- Quote End ---  

 

 

Hi! 

Is the calibration only for simulation?
0 Kudos
Reply