how to infer hyper registers i my design? - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

how to infer hyper registers i my design?

1,608 Views

Link Copied

1 Reply

870 Views

Hyper registers are not explicitly inferred. They Hyper Retimer makes decisions about whether it can move existing registers in your design from ALM locations to hyper register locations. There is lots of training about this:

https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?courseType=Online&language=English&keywords=hyper

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.