FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

how to infer hyper registers i my design?

abhishek
Beginner
‎07-30-2018 11:34 AM
1,914 Views
 
0 Kudos

Link Copied

1 Reply
sstrell
Honored Contributor III
‎07-30-2018 05:29 PM
1,176 Views

Hyper registers are not explicitly inferred. They Hyper Retimer makes decisions about whether it can move existing registers in your design from ALM locations to hyper register locations. There is lots of training about this:

 

https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?courseType=Online&language=English&keywords=hyper

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.