FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

how to infer hyper registers i my design?

abhishek
Beginner
992 Views
 
0 Kudos
1 Reply
sstrell
Honored Contributor III
254 Views

Hyper registers are not explicitly inferred. They Hyper Retimer makes decisions about whether it can move existing registers in your design from ALM locations to hyper register locations. There is lots of training about this:

 

https://www.intel.com/content/www/us/en/programmable/support/training/catalog.html?courseType=Online...

Reply