FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

ip compiler for pci-express user guide

Altera_Forum
Honored Contributor II
‎05-24-2011 07:28 AM
1,658 Views

on page 2.17 of the UG, it states: replace the endpoint application layer with your own design. 

 

I expected to find a module with the Avalon MM signals, where I can connect my design, 

There a a ton of files 

 

I spend hours to browse through the files, but did not find the appropriate module,  

 

Has anybody a hint for me ?? 

 

Thanks
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎06-30-2011 05:08 PM
617 Views

Can you elaborate the question.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎06-30-2011 05:10 PM
617 Views

Hello, 

 

Did you read the section 15 [related to the Testbench]. There you will find the BFM's using which you can write to the Application layer. 

 

What are you trying to do?
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.