FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

one of the 'Timing Optimization Advisor' recommendations for my design is to define a list of clocks as Global Clock in the Assignment editor. how do i do that?

OLevy1
Beginner
636 Views

i have tried to enter one of the clocks to the 'Assignment Editor' list in the 'To' column, i selected 'Global Signal' in the 'Assignment Name' column, i selected 'Global Clock' in the 'Value' column. compiling the design i get a message "136021 Ignored assignment GLOBAL which contains an invalid node name THE_NAME_OF_THE_CLOCK_FROM_THE_RECOMMENDATIONS_LIST" so i guess i do not configure it right.

0 Kudos
13 Replies
sstrell
Honored Contributor III
447 Views

The To column must be the exact name of your clock. Click the little browse button in the To column cell to open up the Node Finder and search for and select the name of your clock to apply the assignment to.

 

#iwork4intel

OLevy1
Beginner
447 Views

thanks for the answers but what i get in the report are names that can not be found by the Node Finder.

for example (one of the clocks i get in the report):

'crm_inst|freeclk_pll_inst|pll_inclk50mhz_normal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'

 

i have found 'crm:crm_inst|pll_inclk50MHz_normal:freeclk_pll_inst|outclk_0' in the Node Finder. configured it as 'Global Signal' in the 'Assignment Name' column and 'Global Clock' in the 'Value' column.

and after the compilation i still get the same line in the report (Node Name - crm_inst|freeclk_pll_inst|pll_inclk50mhz_normal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0], Global Resource Used - No)

 

Kenny_Tan
Moderator
447 Views

usually, if the name was correct after doing the above suggestion. You will find a green tick there in the assignment editor.

OLevy1
Beginner
447 Views

thanks for the answers but what i get in the report are names that can not be found by the Node Finder.

for example (one of the clocks i get in the report):

'crm_inst|freeclk_pll_inst|pll_inclk50mhz_normal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]'

 

i have found 'crm:crm_inst|pll_inclk50MHz_normal:freeclk_pll_inst|outclk_0' in the Node Finder. configured it as 'Global Signal' in the 'Assignment Name' column and 'Global Clock' in the 'Value' column.

and after the compilation i still get the same line in the report (Node Name - crm_inst|freeclk_pll_inst|pll_inclk50mhz_normal_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0], Global Resource Used - No)

 

sstrell
Honored Contributor III
447 Views

That "vcoph" signal is a tap of the VCO of the PLL. You can't put it on a global.

 

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

#iwork4intel

Kenny_Tan
Moderator
447 Views

You can always look into your reports files to check on the correct name to look for in your assignment editor. got to processing -> compilation report.

OLevy1
Beginner
447 Views
Hi, I have checked the ‘Compilation report - > TimeQuest Timing Analyzer -> Clocks’ and the names are the same to what I see in the ‘Timing Optimization Advisor’ recommendations. Do you have any other ideas? Thanks, Oren
Kenny_Tan
Moderator
447 Views

It should fall under fitter report. Can you try to look over there?

Kenny_Tan
Moderator
447 Views

Did you manage to find the name? If no, I will attached a screenshot.

OLevy1
Beginner
447 Views
Hi, No I didn’t. Can you please attach the screenshot? Thanks, Oren
Kenny_Tan
Moderator
447 Views

Here is the screenshot.

Kenny_Tan
Moderator
447 Views

Does the screenshot help you?

OLevy1
Beginner
447 Views
Reply