FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
공지
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 토론

problems find when simulate UniPHY + DDR2

XQSHEN
초보자
2,130 조회수

IP: UniPHY with DDR2 controller

Quartus Prime Standard 18.0

Simulation: Nios 2 + Uniphy + Micron DDR2 (MT47H128M16)

Modelsim-intel is used.

Problem: it stops during ddr2 initialization phase. It seems Uniphy IP doesn't follow Micron DDR2 initialization spec. I don't there is 200us which was required by datasheet.

0 포인트
1 솔루션
IntelSupport
관리자
2,120 조회수

Hi Xiaoqiang Shen,

 

UniPHY simulation does not adhere to the initialization timing to speed up the simulation so it will fail when using the Micron memory model. I assume the simulation passes with the DDR2 example design with Intel generated memory model. As a workaround, you can comment out the initialization time check in the Micron memory model.

 

Hope this helps.

 

Thanks,

Rashmi



원본 게시물의 솔루션 보기

0 포인트
11 응답
IntelSupport
관리자
2,124 조회수

Hi Xiaoqiang Shen,


Thank you for submitting the case. Will it be possible for you to share your design files to reproduce the issue at my end and further investigate.


Regards,

Rashmi


0 포인트
XQSHEN
초보자
2,121 조회수

design files has been sent to you by email.

0 포인트
IntelSupport
관리자
2,121 조회수

Hi Xiaoqiang Shen,

 

UniPHY simulation does not adhere to the initialization timing to speed up the simulation so it will fail when using the Micron memory model. I assume the simulation passes with the DDR2 example design with Intel generated memory model. As a workaround, you can comment out the initialization time check in the Micron memory model.

 

Hope this helps.

 

Thanks,

Rashmi



0 포인트
XQSHEN
초보자
2,118 조회수

1)  Actually its defined the tINIT = 200us when launch this UniPHY IP. The parameter is also compliant with Micron datasheet. Why UniPHY IP doesnt consider it as it knows exact memory parameter.

2) If you look at my first question attachments, you will see UniPHY IP doesn't follow memory initialization sequence.  For example: cke should stay 200us when power up.

1.JPG

0 포인트
IntelSupport
관리자
2,117 조회수

Unfortunately, UniPHY simulation does not adhere to the initialization timing to speed up the simulation so it will fail when using the Micron memory model.


Which simulation option they have selected. You probably have "skip calibration" selected which is the default.Please change the setting to "full calibration" to get past the error but it will take forever (~4 days) to complete.



0 포인트
XQSHEN
초보자
2,113 조회수

I used +define+ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL=0  in related files nios_mem_if_ddr2_emif_0_p0.sv and nios_mem_if_ddr2_emif_0_pll0.sv.

And modelsim shows message: # Using Regular core emif simulation models.

But it still doesn't work.

0 포인트
Rashmi1
직원
2,090 조회수
Does this latest sim run much longer than the previous simulation? It should if you are running full calibration
0 포인트
Rashmi1
직원
2,089 조회수

 

Does this latest sim run much longer than the previous simulation? It should be running full calibration

 

 

Can you please check how long mem_reset is asserted? It should stay low for at least 200usec in full calibration mode

0 포인트
XQSHEN
초보자
2,083 조회수

It stops at the same position. Nothing changed.

 

0 포인트
IntelSupport
관리자
2,089 조회수

Does this latest sim run much longer than the previous simulation? It should if you are running full calibration


0 포인트
IntelSupport
관리자
2,089 조회수

Does this latest sim run much longer than the previous simulation? It should be running full calibration



Can you please check how long mem_reset is asserted? It should stay low for at least 200usec in full calibration mode



0 포인트
응답