startix V hard ip pcie pld_clk_inuse is low

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

startix V hard ip pcie pld_clk_inuse is low

971 Views

Good afternoon colleague.

Still trying to start hard ip core pcie. I figured out that the signal pld_clk_inuse is in a low state (0) and reset_status is in constan 1.

Maybe someone had such an experience, where to start looking for a problem?

Thank you in advance.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.