FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

viterbi IP core problem

Altera_Forum
Honored Contributor II
‎10-26-2016 02:43 PM
1,015 Views

When create viterbi IP core, we meet two error situations. 

First one：Carry out step two，generate simulation model and net list. When finish creating top - level schematic document, turn to create simulation model, and then get this error message. When we do not carry out step two, we can successfully create IP core.  

http://www.alteraforum.com/forum/attachment.php?attachmentid=12880&stc=1  

 

Second one: When change computer operating environment, the laptop and desktop computer use 13.0 and 13.1 version respectively, the system can normal running, but stopped in the following interface. We think may be the problem is the version of windows operating system. And then we use windows 7 and windows 10 respectively, then create the same result.  

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=12881&stc=1  

 

thanks!
multiple-attachments.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.