DE2-115 SRAM error

FPGA, SoC, And CPLD Boards And Kits

FPGA Evaluation and Development Kits

DE2-115 SRAM error

1,044 Views

Using DE2-115 with NIOS II processor (/f option). Also using unmodified TERASIC component. Have a simple SW application to write/read SRAM. WOrks approx 95% of time. I saw a brief note that the SRAM wait states required changes if using the higher speed CPU. Could someone confirm. Am using 2RD, 2 WR, 1 HOLD and 1 SETUP. Please advise if there is a better arrangement.

Thanks, in advance,

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.