FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5203 Discussions

How to Port Superloop SSS Plus Example To DE3 Development Kit

Altera_Forum
Honored Contributor II
832 Views

I downloaded the Superloop SSS Plus example which is designed to run on the 3C120 development kit.  

Any idea for what I need to port that example on Stratix III development kit (DE3) instead of 3C120 development kit 

 

Thanks in advance.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
137 Views
Reply