FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

I have generated an example design for PCIe , which is targeted for Stratix 10 DX development kit. I tried the simulation on Modelsim PE edition with scripts generated by Quartus pro. Attached error of simulation. please help fix the issue.

VMR001
Beginner
‎02-18-2020 09:43 AM
853 Views

Attached snapshot of the error message reported by the modelsim pe edition tool.

 

0 Kudos

Link Copied

3 Replies
BoonT_Intel
Moderator
‎02-19-2020 05:55 AM
722 Views

Hello Sir,

I don't see any attachment in this thread.

May I know are you running the P-tile PCIe IP? For P-Tile, its only support for simulation using VCS simulator.

0 Kudos
Copy link
VMR001
Beginner
‎02-20-2020 08:10 AM
722 Views

Thank you for quick response. Yes we are using P-tile PCIe IP. Will there be support for Riviera or Modelsim/Questasim any time soon

0 Kudos
Copy link
BoonT_Intel
Moderator
‎02-20-2020 08:18 AM
722 Views

unfortunately, there is no plan to support for other simulator.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.