FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5288 Discussions

What does "Hard Memory Controller" number mean?

CHung
Novice
352 Views

Hi Intel support team,

I'd like to know how many DDR4 interfaces Arria 10 devices can support.

In table 5 & 6 of the following website,

https://www.intel.com/content/www/us/en/programmable/documentation/sam1403480274650.html#sam14034800...,

one resource is called "Hard Memory Controller" .

What's hard memory controller?

For example, GX160 supports 6 hard memory controllers, could I say GX160 support up to 6 DDR4 memory interfaces (include controller and PHY)?

​Thanks.

 

Chia-Ming Hung

0 Kudos
3 Replies
sstrell
Honored Contributor III
200 Views

Yes, you could potentially create up to 6 DDR4 memory interfaces though the interface widths would be limited by pin availability. Hard memory controllers are available in all the I/O banks of the device to provide flexibility for implementation. See this online training for an introduction to the memory interface architecture for these devices:

 

https://www.intel.com/content/www/us/en/programmable/support/training/course/omem1121.html

 

#iwork4intel

CHung
Novice
200 Views
Deshi_Intel
Moderator
200 Views

Hi,

 

sstrell is correct.

 

In general, you can refer to below link to find out the support capability of each FPGA device

 

Thanks.

 

Regards,

dlim

Reply